Panel on design for verification

نویسندگان

  • Tevfik Bultan
  • Constance L. Heitmeyer
  • John O'Leary
چکیده

Although research in automated verification has produced very promising results, the question of how to effectively integrate these results into the software and hardware development processes is still unresolved. Typically, fully automated verification techniques are not scalable, and scalable verification techniques require substantial user guidance. Alternatively, developers could facilitate scalable verification by constructing software and hardware systems in ways that make them easier to verify. In this panel we will discuss the idea of design for verification.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

بررسی شکل پذیری چشمه اتصال تحت شرایط هندسی متفاوت

Panel zone is one of the most important elements for transferring the lateral load to other elements in Steel Moment Resistant Frames. To some extent, this element through its suitable ductile behavior with beams, that themselves have been known as ductile elements, can increase the overall ductility of SMRF. The suitable design procedure for this element and details, can highly affect the perf...

متن کامل

In vivo dose verification using using an amorphous silicon flat panel-type imager (a-Si EPIDs)

Introduction: Electronic portal imaging devices (EPIDs) could be used to dose verification of radiotherapy treatment plans. In vivo dose verification is performed to reduce differences found between dose delivered to the patient and the prescribed dose. The aim of this study was to perform a fast and efficient technique for the verification of delivered dose to the patient usin...

متن کامل

Panel: Functional Verification - Real Users, Real Problems, Real Opportunities

Achieving timely and comprehensive functional design verification is a ubiquitous problem in electronics. This panel offers perspectives on verification from designers of cardiac pacemakers, communications satellites, compute servers, networking equipment, and IP. The panelists will begin by dissecting the bottlenecks in their verification processes. For example, are simulators too slow? Or do ...

متن کامل

Panel: given that hardware verification has been an uphill battle, what is the future of software verification?

This industrial panel is organized to discuss the views, experiences and opinions of formal methods practitioners from design automation, hardware and software industries, in order to understand the industrial needs and trends in using formal methods. In particular, we discuss the current thrust on application of formal verification in software development, and what hardware formal verification...

متن کامل

Panel: Future SoC verification methodology: UVM evolution or revolution?

With increasing design complexity System on Chip (SoC) verification is becoming a more and more important and challenging aspect of the overall development process. The Universal Verification Methodology (UVM) is thereby a common solution to this problem; although it still keeps some problems unsolved. In this panel leading experts from industry (both users and vendors) and academy will discuss...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005